Abstract-Security issues are playing dominant role in today's high speed communication systems. A fast and compact FPGA based implementation of the Data Encryption Standard (DES) and Triple DES algorithm is presented in this paper that is widely used in cryptography for securing the Internet traffic in modern day communication systems. The design of the digital cryptographic circuit was implemented in a Vertex 5 series (XCVLX5110T) target device with the use of VHDL as the hardware description language. In order to confirm the expected behavior of these algorithms, the proposed design was extensively simulated, synthesized for different FPGA devices both in Spartan and Virtex series from Xilinx viz. Spartan 3, Spartan 3AN, Virtex 5, Virtex E device families. The novelty and contribution of this work is in three folds: (i) Extensive simulation and synthesis of the proposed design targeted for various FPGA devices, (ii) Complete hardware implementation of encryption and decryption algorithms onto Virtex 5 series device (XCVLX5110T) based FPGA boards and, (iii) Generation of ICON and VIO core for the design and on chip verification and analyzing using Chipscope Pro. The experimental as well as implementation results compared to the implementations reported so far are quite encouraging.
INTRODUCTION
EYOND any doubt, the need for secure storage or transfer of information is an inextricable part of human history. Nowadays, the rapid evolution of communication systems offers, to a very large percentage of population, access to a huge amount of information and a variety of means to use in order to exchange personal data. Therefore, every single transmitted bit of information needs to be processed into an unrecognizable form in order to be secured. This enciphering of the data is necessary to take place in real time and for this procedure cryptography is the main mechanism to secure digital information. Due to the heavy increase in the volume of information data, a variety of encryption algorithms have been developed [1] [2] [3] [4] [5] [6] [7] . Among the different cryptographic algorithms, the most popular example in the field of symmetric ciphers is the Data Encryption Standard (DES) algorithm, which was developed by IBM in the midseventies. The DES algorithm is popular and in wide use today because it is still reasonably secure and fast [2] [5] [6] [7] [9-11]. There is no feasible way to break DES, however because DES is only a 64-bit (eight characters) block cipher, an exhaustive search of 255 steps on average, can retrieve the key used in the encryption. A much more secure version of DES called Triple-DES (TDES), which is essentially equivalent to using DES three times on plaintext with three different keys. Naturally, it is three times slower than the original form of DES but it is way more secure. This paper examines the full procedure of implementing a DES and Triple DES algorithm using a high-level hardware description language, VHDL, combined with the usage of FPGA technology. The complete design was synthesized for various FPGA devices of Spartan and Virtex series, viz Spartan 3, Spartan 3AN, Virtex E, Virtex 5 etc. The design is implemented and verified on a Virtex 5 FPGA development board from Xilinx using device XCVLX5110T. Next, ICON and VIO type of core was developed and the total implementation of DES and TDES was verified on chip using Chipscope Pro. The rest of the paper is organized as follows: Section II describes previous works and implementation of Cryptography algorithm i.e. DES and Triple DES, also give a brief introduction to the Data Encryption Standard and Triple Data Encryption Standard algorithm respectively. Section III will give experimental framework and results. Section IV will give the conclusions. An initial version of this work has been reported in [15] .
BACKGROUND

Previous work
A lot of research & development are going on over DES & Triple DES. DES and Triple-DES are already implemented in Spartan -II devices [6] . The design and implementation of DES and TDES processors was reported in [7] [12] . DES is also developed using the Handel-C. Others are reported in [3] [13] [14] . 
Fig 1: DES Encryption
The plaintext block is taken in and put through an initial permutation. The key is also taken in at the same time. The key is presented in a 64-bit block with every 8th bit being a parity check. The 56-bit key is then extracted ready for use. The 64-bit plaintext block is split into two 32-bit halves, named the right half and left half. The two halves of the plaintext are then combined with data from the key in an operation called Function F. There are 16 rounds of Function f, after which the two halves are recombined into one 64-bit block, which is then put through a final permutation to complete the operation of the algorithm and a 64-bit cipher text block is outputted. The detailed procedure is omitted due to paucity of space and is represented with a flowchart in Figure 1 .
Data Encryption Standard Decryption
The decryption method is similar and omitted due to the paucity of the space. • DES-EEE3: Three DES encryptions with three different keys.
Triple Data Encryption Standard
• DES-EDE3: Three DES operations in the sequence encrypt-decrypt-encrypt with three different keys.
• DES-EEE2 and DES-EDE2: Same as the previous formats except that the first and third operations use the same key. Let EK(I) and DK(I) represent the DES encryption and decryption of I using DES key K respectively. Each TDEA encryption/decryption operation is a compound operation of DES encryption and decryption operations. The following operations are used: 1. TDEA encryption operation: the transformation of a 64-bit block I into a 64-bit block O that is defined as follows: O = EK3 (DK2 (EK1 (I))).
2. TDEA decryption operation: the transformation of a 64-bit block I into a 64-bit block O that is defined as follows: O = DK1(EK2(DK3(I))). 
EXPERIMENTAL FRAMEWORK AND RESULTS
The complete experimental work is carried out in two phases. During the first phase, the proposed design is modeled in VHDL. Functional simulation, schematic generation, RTL generation, synthesis for different hardware platforms in FPGA was done and finally implemented in specific target hardware to verify the proper functionality of the design using Xilinx ISE Design Suite 10.1i. In the second phase, VIO core is generated (to be explained in details in the preceeding section) and On-chip verification of the functionality is carried out with the help of Chipscope Pro. 
Synthesis and Implementation
The complete design was synthesized and implemented with the use of VHDL using ISE Design Suite 10.1i. Simulation was done by ISE simulator and Modelsim XE simulator. Core generation and on-chip verification was done by Chipscope Pro. Figure 2 represents the different stpes of design during the total course that was followed for the digital implementation. The RTL architecture of DES and TDES is shown in Figure 3 and 4 respectively. Figure 5 and Figure 6 illustrate the implemented components inside the chip. Additionally, the interconnections of the components are shown. FPGA implementation of DES algorithm and TDES algorithm were accomplished on a Virtex5 device XCVLX5110T using Xilinx ISE Foundation 10.1i. Table  1 and Table 2 show the performance figures for DES hardware implementations. Table 3 and Table 4 show synthesis results of Triple DES implementations. The comparison between achieved results of DES for vertex E series and the existing implementations for Vertex E series [7] are represented in Table 6 and 5 respectively. It is clear from the comparison result that the proposed implementation is very much compact and efficient in all respects. The synthesis is carried out with the same Virtex E series device resulting in very less consumption of hardware components.
Core Generation, Analysis and On-chip Verification using Chipscope Pro
Xilinx Core Generator Tool provides core generation capability for the Integrated Controller core (ICON), Integrated Logic Analyzer core (ILA), Virtual Input/Output core (VIO), Integrated Bit Error Ratio core (IBERT), Agilent Trace Core 2 (ATC2). ChipScope Pro tools integrate key logic analyzer hardware components with the target design inside the supported devices. The ICON core provides a communication path between the JTAG Boundary Scan port of the target FPGA whereas the VIO core is a customizable core that can both monitor and drive internal FPGA signals in real time.
In this design, after generating programming file three primary steps are:
1. Generate ICON & VIO cores using ChipScope Pro Generator.
2.
Analyze & Implement the Design in ISE. 3.
Drive & observe design inputs & outputs using ChipScope Pro Analyzer. 
CONCLUSION
The proposed implementation of DES and TDES provide high-speed performance with very compact hardware implementation. It is a flexible solution for any cryptographic system and security layers of wireless protocol. Measurement results and comparisons between the proposed and previous hardware implementations are presented that shows quite encouraging results.
